



FIG. 1




FIG. 2

DASHBOARD EXAMPLE






FIG. 3




FIG. 4






FIG. 5




FIG. 6






FIG. 7






FIG. 8





FIG. 9





7/17
SOM920030004US1

FIG. 10






FIG. 11




FIG. 12






FIG. 13




FIG. 14




FIG. 15






FIG. 16




FIG. 17




FIG. 18A



FIG. 18B




FIG. 18C




FIG. 19A

YDT-DC PROJECT VIEW






FIG. 19B

PYRAMID

TOP

NOTEBOOK T61



BOTTOM






FIG. 19C
OFFSET CALCULATION

| | |
|--|---|
| $\boxed{-}$ <u>T61 M DESIGN</u> YMDC | OFFSET: $T_M \text{ Design} - 60$ |
| $\boxed{-}$ <u>T61 E DESIGN</u> YEDC | OFFSET: $T_E \text{ Design} - 60$ |
| $\boxed{-}$ <u>T61 M&E DESIGN</u> YA-DC | OFFSET: $\max \{ T_E \text{ Design} - 60, T_M \text{ Design} - 60 \}$ |
| $\boxed{+}$ <u>T61 MOTHER BOARD</u> LAT-DC | OFFSET: $\max \{ T_E \text{ Design} - 60, T_M \text{ Design} - 60, T_ASIC - 60 \} + T_Board - 15$ |
| $\boxed{+}$ <u>T61 ASIC CHIP</u> NI-DC | OFFSET: $T_ASIC - 60$ |
| <u>NOTEBOOK T61</u> YDT-DC | OFFSET: $\max \{ T_E \text{ Design} - 60, T_M \text{ Design} - 60, T_ASIC - 60 \} + T_Board - 15$ |

IT MUST BE CALCULATED AFTER ALL M&E, ASIC
AT ANY TIME t, IF T_ASIC etc. WILL TAKE THE VALUE OF t FOR THE CALCULATION



FIG. 19D
CHECKPOINT CALCULATION




FIG. 19E
ENERGY CALCULATION

$$\begin{aligned} &0.5 * \text{SIGN} [\text{CheckPoint} - \text{BaseCheckPoint}] \\ &* K \\ &* [\text{CheckPoint} - \text{BaseCheckPoint}]^2 \end{aligned}$$

HERE K GIVES THE IMPORTANCE OF THE PROCESS

FIG. 20

